

Ultra LDO 2A Linear Regulator With Adjustable & Bypass Pin

FEATURES

- · Guaranteed 2A Output Current.
- Fast Response in Line/Load Transient.
- Wide Operating Voltage Ranges: 1.8V to 6V.
- 0.01µA Shutdown Standby Current.
- Low Quiescent Current: 30µA.
- Fixed: 1.8V, 2.5V, 3.3V, 5V Output Voltage.
- Adjustable Output Voltage are available from 0.8~5.5V.
- Low Dropout: 550mV at 2A and 3.3V output voltage, 480mV at 2A and 5V output voltage.
- High PSRR: 70dB at 1kHz.
- Active Low or High Shutdown Control. Current Limit and Thermal Protection.
- Available in ±2% Output Tolerance.
- Available in SOT-223 & TO-252 (3 & 5 pin) and SOP-8 Package.

APPLICATIONS

- . LCD TV, LCD Monitor, DPF
- Networking
- STB
- DVD, HDD Driver
- · Portable AV Equipment
- PC Peripherals

DESCRIPTION


A low noise, high PSRR and ultra low dropout linear regulator AlC1221 is optimized for low ESR ceramic capacitors operation with 2A continuous current. The AlC1221 is designed for portable and wireless devices with demanding performance and space requirements.


The AIC1221 offers high precision output voltage of $\pm 2\%$ tolerance. Output voltage can also be adjusted for those other than the preset values.


A noise bypass pin is available for further reduction of output noise. The bypass pin could be floating if it's unnecessary. At 2A load current and 5V output voltage, a 480mV dropout is performed. The quality of low quiescent current and low dropout voltage makes this device ideal for battery power applications. The high ripple rejection and low noise of the AlC1221 provide enhanced performances for critical applications

In addition, a logic-level shutdown input is included, which reduce supply current to $0.01\mu A$ (typ.) in shutdown mode with fast turn-on time less than 100 μs . The AIC1221's current limit and thermal protection provide protection against any overload condition that would create excessive junction temperatures.

■ TYPICAL APPLICATION CIRCUIT








Adjustable Linear Regulator




TYPICAL APPLICATION CIRCUIT (Continued)




Adjustable Linear Regulator in SOP-8 Package

ORDERING INFORMATION



(Of a unit of 0.1V within 0.8~5.5V, additional voltage versions are available on demand)

50: 5.0V



Example: AIC1221-18GY3TR


→ 1.8V Version, in SOT-223 Green Package & Tape & Reel Packing Type

Example: AIC1221-18GE3TR

→ 1.8V Version, in TO-252 Green Package & Tape & Reel Packing Type



ORDERING INFORMATION (Continued)



Example: AIC1221BH-18GE5TR


→ With Bypass Pin, Chip Enable High, 1.8V Version, in TO-252-5 Green Package & Tape & Reel Packing Type

Example: AIC1221H-18GE5TTR

→ Chip Enable High, 1.8V Version, in TO-252-5 Green Package & Tape & Reel Packing Type



ORDERING INFORMATION (Continued)



Example: AIC1221H-18GR8TR

→ Chip Enable High, 1.8V Version, in SOP-8 Exposed Pad (Heat Sink) Green Package & Tape & Reel Packing Type



■ ABSOLUTE MAXIMUM RATINGS

Input Voltage		7V
EN Pin Voltage		7V
Noise Bypass Terminal Voltage		7V
Operating Temperature Range		40°C~85°C
Maximum Junction Temperature		150°C
Storage Temperature Range		65°C~150°C
Lead Temperature (Soldering, 10 sec)		260°C
Thermal Resistance (Junction to Case)		
	SOT-223	15°C /W
	TO-252	8°C /W
	SOP-8 (Exposed Pad)* .	15°C /W
Thermal Resistance (Junction to Ambient)		
(Assume no ambient airflow, no heat sink)	SOT-223	130°C /W
	TO-252	100°C /W
(Assume no ambient airflow)	SOP-8 (Exposed Pad)*	60°C /W

Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

^{*} The package is placed on a two layers PCB with 2 ounces copper and 2 square inch, connected by 8 vias.



■ ELECTRICAL CHARACTERISTICS

 $(C_{IN} = C_{out} = 4.7 \mu F(Note 1), C_{BP} = 22 nF, V_{IN} = V_{OUT} + 1V, T_J = 25 °C, unless otherwise specified)$ (Note 2)

PARAMETER	TEST CONDITIONS	SYMBOL	MIN.	TYP.	MAX.	UNIT
Input Voltage (Note 3)		V _{IN}	1.8		6	V
Output Voltage Tolerance	I _{OUT} =1mA	V _{OUT}	-2		2	%
Continuous Output Current	$V_{IN} \ge 2.3V$	I _{OUT}	2			Α
Quiescent Current	$\begin{aligned} \text{Chip Enable Low, V}_{\text{EN}} & \leq 0.4\text{V,} \\ I_{\text{OUT}} &= 0 \text{ mA} \\ \text{Chip Enable High, V}_{\text{EN}} & \geq 1.6\text{V,} \\ I_{\text{OUT}} &= 0 \text{ mA} \end{aligned}$	ΙQ		30	50	μА
GND Pin Current	$\begin{aligned} \text{Chip Enable Low, V}_{\text{EN}} & \leq 0.4\text{V,} \\ I_{\text{OUT}} &= 2\text{A} \\ \text{Chip Enable High, V}_{\text{EN}} & \geq 1.6\text{V,} \\ I_{\text{OUT}} &= 2\text{A} \end{aligned}$	I _{GND}		30	50	μΑ
Standby Current	Chip Enable Low, $V_{EN} = V_{IN}$ Chip Enable High, $V_{EN} = 0$	I _{STBY}		0.01	0.5	μΑ
Output Current Limit	$R_{LOAD} = 0.1 \Omega$	I _{IL}	2.2	3.0	3.9	Α
Current Fold Back	$R_{LOAD} = 0.1 \Omega$	I _{CFB}		1.0		Α
	I _{OUT} = 2A, V _{OUT} =1.8V			700	900	
Dropout Voltage	$I_{OUT} = 2A, V_{OUT} = 3.3V$	V_{DROP}		550	700	mV
	I _{OUT} = 2A, V _{OUT} =5.0V			480	600	
Line Regulation	$V_{IN} = V_{OUT} + 1V \text{ to 6V},$ $I_{OUT} = 1\text{mA}$	ΔV_{LIR}		3	15	mV
Load Regulation	I _{OUT} =1mA to 2A	ΔV_{LOR}		5	15	mV
Ripple Rejection	f=1KHz, Ripple=0.5Vp-p,	PSRR		70		dB
Temperature Coefficient		TC		50		ppm/°C
Thermal Shutdown Temperature	V _{IN} = V _{OUT} + 1V	T _{SD}		150		$^{\circ}\!\mathbb{C}$
Thermal Shutdown Hysteresis		ΔT_{SD}		20		$^{\circ}\!\mathbb{C}$
ADJ Pin Specifications						
ADJ Pin Current	$V_{ADJ} = V_{REF}$	I _{ADJ}		10	100	nA
ADJ Pin Threshold		VTH(_{ADJ)}	0.05	0.1	0.2	V
Reference Voltage Tolerance		V_{REF}	0.686	0.7	0.714	V



■ ELECTRICAL CHARACTERISTICS (Continued)

PARAMETER	TEST CONDITIONS	SYMBOL	MIN.	TYP.	MAX.	UNIT
Shutdown Pin Specification	Shutdown Pin Specifications					
Shutdown Pin Current	$V_{EN} = V_{IN}$ or GND	I _{EN}		0	0.5	μΑ
Shutdown Exit Delay Time	I _{OUT} = 30mA	Δt		100		μS
Max Output Discharge Resistance to GND during Shutdown		RDSON_ CLMP		20	100	Ω
Shutdown Input Threshold	Chip Enable Low, Output OFF, V _{IN} = 1.6V to 6V Chip Enable High, Output ON,	V _{ENH}	1.6			
	V_{IN} = 1.6V to 6V Chip Enable Low, Output ON, V_{IN} = 1.6V to 6V Chip Enable High, Output OFF, V_{IN} = 1.6V to 6V	V _{ENL}			0.4	V
Power Good Specifications						
PGOOD Rise Threshold				90	93	%
PGOOD Hysteresis			3	10		%
PGOOD Sink Capability	I _{PGOOD} =10mA			0.2	0.4	V
PGOOD Delay			0.5		5	ms

Note 1: In the case of V_{out} <1.8V, $10\mu F$ C_{out} is recommended.

Note 2: Specifications are production tested at T_=25°C.pecifications over the -40°C to 85°C operating temperature range are assured by design, characterization and correlation with Statistical Quality Controls (SQC).

Note 3: $V_{in}(min)$ is the higher value of Vout + Dropout Voltage or 1.8V.



TYPICAL PERFORMANCE CHARACTERISTICS




Fig. 1 Quiescent Current vs. Input Voltage at V_{OUT}=1.8V




Fig. 3 Quiescent Current vs. Temperature at V_{OUT}=1.8V




Fig. 5 Ground Current vs. Input Voltage at V_{OUT}=1.8V




Fig. 2 Quiescent Current vs. Input Voltage at Vout=3.3V




Fig. 4 Quiescent Current vs. Temperature at V_{OUT}=3.3V




Fig.6 Ground Current vs. Input Voltage at V_{OUT}=3.3V



TYPICAL PERFORMANCE CHARACTERISTICS (Continued)




Fig.7 Dropout Voltage at V_{OUT}=1.8V




Fig. 9 Dropout Voltage at V_{OUT}=5.0V




Fig.11 Enable Startup at V_{OUT} =3.3V




Fig. 8 Dropout Voltage at V_{OUT}=3.3V




Fig.10 Enable Startup at V_{OUT}=1.8V




Fig.12 Enable Startup at V_{OUT} =5.0V



TYPICAL PERFORMANCE CHARACTERISTICS (Continued)




Fig.13 Line Transient Response at V_{OUT}=1.8V




Fig. 15 Line Transient Response at V_{OUT}=5.0V




Fig.17 Load Transient Response at V_{OUT}=3.3V




Fig. 14 Line Transient Response at V_{OUT}=3.3V




Fig.16 Load Transient Response at V_{OUT}=1.8V




Fig.18 Load Transient Response at V_{OUT}=5.0V



TYPICAL PERFORMANCE CHARACTERISTICS (Continued)




Fig.19 Shutdown Transient at V_{OUT}=1.8V




Fig. 21 Shutdown Transient at V_{OUT}=5.0V




Fig. 23 Current Fold Back at V_{OUT}=3.3V




Fig.20 Shutdown Transient at V_{OUT}=3.3V




Fig.22 Current Fold Back at V_{OUT}=1.8V





Fig.24 PSRR Curve



BLOCK DIAGRAM



PIN DESCRIPTION

VIN – Power supply input pin. Bypass with a 4.7μF capacitor to GND.

GND – Ground.

VOUT – Regulator Output pin. Sources up to 2A.

EN (5 Pin and 8 Pin) — Chip Enable (Active Low). This pin isn't allowed to float.

EN (5 Pin and 8 Pin) – Chip Enable (Active High). This pin isn't allowed to float.
 BP (5 Pin and 8 Pin) – Bypass pin. It should be connected to external 22nF capacitor

(5 Pin and 8 Pin) – Bypass pin. It should be connected to external 22nF capacitor to GND to reduce output noise. The bypass pin could be floating if it's unnecessary.

PGOOD (8 Pin) — Power Good open Drain output.

ADJ (5 Pin and 8 Pin) — The output voltage can either be set by the internal feedback resistors when this pin

is grounded, or be set by the external feedback resistors when using a resistive

divider.



APPLICATION INFORMATION

The AIC1221 is a high performance linear regulator that provides low-dropout voltage and low quiescent-current. The device is available in an adjustable version and fixed output voltages ranging from 0.8V to 5.5V, and the device can supply loads up to 2A.

SHUTDOWN

By connecting $\overline{\text{EN}}$ ($\overline{\text{EN}}$) pin to V_{IN} (ground), the AIC1221 can be shutdown to reduce the supply current to $0.01\mu\text{A}(\text{typ.})$. At this operation mode, the output voltage of AIC1221 is equal to 0V.

CURRENT LIMIT

The AIC1221 includes a current limiter, which monitors and controls the maximum output current. If the output is overloaded or shorted to ground, this can protect the device from being damaged.

THERMAL PROTECTION

The AIC1221 includes a thermal-limiting circuit, which is designed to protect the device against overload condition. When the junction temperature exceeds T_J =150°C, the thermal-limiting circuit turns off the pass transistor and allows the IC to cool. For continuous load condition, maximum rating of junction temperature must not be exceeded.

INPUT-OUTPUT CAPACITORS

Linear regulators require input and output capacitors to maintain stability. Input capacitor with a $4.7\mu F$, Output capacitor with a $4.7\mu F$ or $10\mu F$ (Vout <1.8V, $10\mu F$ Cout is recommended) ceramic output capacitor is recommended. When choosing the input and output ceramic capacitors, X5R and X7R types are recommended because they retain their capacitance over wider ranges of voltage and temperature than other types.

NOISE BYPASS CAPACITOR

A 22nF bypass capacitor at BP pin can reduce output voltage noise. The bypass pin can be floating if it's unnecessary.

OUTPUT VOLTAGE PROGRAMMING

Its internal feedback resistors can set the output voltage of AlC1221 linear regulator when the ADJ pin is grounded. In addition, the external feedback resistors when connecting a resistive divider R1 and R2 can set the output voltage of AlC1221 linear regulator. While connecting a resistive divider, V_{OUT} can be calculated as:

$$V_{OUT} = 0.7 \times \left(1 + \frac{R_1}{R_2}\right)$$

The resistive divider should sit as close to ADJ pin as possible.

POWER DISSIPATION

The maximum power dissipation of AIC1221 depends on the thermal resistance of its case and circuit board, the temperature difference between the die junction and ambient air, and the rate of airflow. The rate of temperature rise is greatly affected by the mounting pad configuration on the PCB, the board material, and the ambient temperature. When the IC mounting with good thermal conductivity is used, the junction temperature will be low even when large power dissipation applies.

The power dissipation across the device is

$$P = I_{OUT} (V_{IN}-V_{OUT})$$

The maximum power dissipation is:

$$P_{\text{MAX}} = \frac{\left(T_{\text{J-max}} - T_{\text{A}}\right)}{R\theta_{\text{JA}}}$$

Where $T_{J\text{-max}}$ is the maximum allowable junction temperature (150°C), and T_A is the ambient temperature suitable in application.

As a general rule, the lower temperature is, the better reliability of the device is. So the PCB mounting pad should provide maximum thermal conductivity to maintain low device temperature.


LAYOUT CONSIDERATION

Connect the bottom-side pad to a large ground plane. Use as much copper as possible to decrease the thermal resistance of the device.



PHYSICAL DIMENSIONS

• SOT-223 PACKAGE OUTLINE DRAWING



Note: 1. Refer to JEDEC TO-261AA.


- 2. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion or gate burrs shall not exceed 6 mil per side.
- 3. Dimension "E1" does not include inter-lead flash or protrusions.
- 4. Controlling dimension is millimeter, converted inch dimensions are not necessarily exact.

VIEW B


S SOT-223			
M	MILLIMETERS		
B O L	MIN.	MAX.	
Α		1.80	
A1	0.02	0.10	
A2	1.55	1.65	
b	0.66	0.84	
b2	2.90	3.10	
С	0.23	0.33	
D	6.30	6.70	
Е	6.70	7.30	
E1	3.30	3.70	
е	2.30 BSC		
e1	4.60 BSC		
L	0.90		
θ	0°	8°	



• TO-252-3L PACKAGE OUTLINE DRAWING








TO-252-3L MILLIMETERS MIN. MAX. 2.38 2.19 Α1 0.00 0.13 0.64 0.89 b3 4.95 5.46 0.46 0.61 c2 0.46 0.89 D 5.33 6.22 D1 4.60 6.00 6.35 6.73 E1 5.46 3.90 2.28 BSC 9.40 10.41 1.78 1.40 2.67 REF 0.51 BSC L2 L3 0.89 2.03 L4 1.02 8° 0°


Note: 1. Refer to JEDEC TO-252AA and AB.


- 2. Dimension "E" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion or gate burrs shall not exceed 6 mil per side .
- 3. Dimension "D" does not include inter-lead flash or protrusions.
- 4. Controlling dimension is millimeter, converted inch dimensions are not necessarily exact.



● TO-252-5L PACKAGE OUTLINE DRAWING








S Y	TO-2	TO-252-5L		
M B O	MILLIMI	MILLIMETERS		
O L	MIN.	MAX.		
Α	2.19	2.38		
A1	0.00	0.13		
b	0.51	0.71		
b3	4.32	5.46		
С	0.46	0.61		
c2	0.46	0.89		
D	5.33	6.22		
D1	4.90	6.00		
Е	6.35	6.73		
E1	4.32	5.33		
е	1.27	1.27 BSC		
Н	9.40	10.41		
L	1.40	1.78		
L1	2.67 REF			
L2	0.51	0.51 BSC		
L3	0.89	2.03		
θ	0°	8°		


Note: 1. Refer to JEDEC TO-252AD and AB.


- 2. Dimension "E" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion or gate burrs shall not exceed 6 mil per side.
- 3. Dimension "D" does not include inter-lead flash or protrusions.
- 4. Controlling dimension is millimeter, converted inch dimensions are not necessarily exact.




SOP-8 Exposed Pad (Heat Sink) PACKAGE OUTLINE DRAWING









BASE META	L _/
	SECTION A-A
PLANE	
IG PLANE	

Note: 1. Refer to JEDEC MS-012E.

- Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion or gate burrs shall not exceed 6 mil per side .
- 3. Dimension "E" does not include inter-lead flash or protrusions.
- 4. Controlling dimension is millimeter, converted inch dimensions are not necessarily exact.

S	SOP-8 Exposed Pad(Heat Sink)		
S Y M B	MILLIM	ETERS	
O L	MIN.	MAX.	
Α	1.35	1.75	
A1	0.00	0.15	
В	0.31	0.51	
С	0.17	0.25	
D	4.80	5.00	
D1	1.50	3.50	
Е	3.80	4.00	
E1	1.0	2.55	
е	1.27 BSC		
Н	5.80	6.20	
h	0.25	0.50	
L	0.40	1.27	
θ	0°	8°	

Note:

Information provided by AIC is believed to be accurate and reliable. However, we cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in an AIC product; nor for any infringement of patents or other rights of third parties that may result from its use. We reserve the right to change the circuitry and specifications without notice.

Life Support Policy: AIC does not authorize any AIC product for use in life support devices and/or systems. Life support devices or systems are devices or systems which, (I) are intended for surgical implant into the body or (ii) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.